Sitemap
A list of all the posts and pages found on the site. For you robots out there is an XML version available for digesting as well.
Pages
Posts
Future Blog Post
Published:
This post will show up by default. To disable scheduling of future posts, edit config.yml and set future: false.
Blog Post number 4
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 3
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 2
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
Blog Post number 1
Published:
This is a sample blog post. Lorem ipsum I can’t remember the rest of lorem ipsum and don’t have an internet connection right now. Testing testing testing this blog post. Blog posts are cool.
portfolio
Portfolio item number 2
Short description of portfolio item number 2 
publications
Verification of static binary optimizing translation for RISC architecture
Published in Proceedings of the 64th All-Russian Scientific Conference of MIPT, 2021
The paper is devoted to static verification of applications optimized by BOLT, which ensured the detection of errors on SPEC CPU 2017 when writing new optimizations.
Recommended citation: Lisitsyn S., Shurygin A. (2021). "Verification of static binary optimizing translation for RISC architecture" Proceedings of the 64th All-Russian Scientific Conference of MIPT. November 29 – December 03, 2021 Radio Engineering and Computer Technologies.
Download Paper
Detailed profile generation and visualization for RISC architectures based on program execution traces
Published in Proceedings of the 65th All-Russian Scientific Conference of MIPT in honor of the 115th anniversary of L.D. Landau, 2023
The paper is devoted to the development of an algorithm for generating a profile based on a binary execution trace under the RISC architecture. The output format of the Callgrind application was taken as a basis, so that it was possible to visualize the execution profile using KCachegrind.
Recommended citation: Shurygin A., Petushkov I. (2023). "Detailed profile generation and visualization for RISC architectures based on program execution traces." Proceedings of the 65th All-Russian Scientific Conference of MIPT in honor of the 115th anniversary of L.D. Landau, April 3–8, 2023. Radio engineering and computer technology..
Download Paper | Download Slides
A Toolkit for Profiling and Call Graph Analysis for RISC architectures based on Program Execution Traces
Published in XI International Conference. "Engineering and Telecommunications – En&T 2024", 2025
The paper solves the problem of analyzing the behavior of programs for RISC architectures based on binary execution traces. As part of the work, the profile generation algorithm was improved, and its subsequent visualization was supported using the KCachegrind application with an accuracy of up to linear sections of code. As a result of the work, accurate application execution profiles were obtained on the SPEC CPU 2017 performance benchmarks.
A Toolkit for Profiling and Call Graph Analysis for RISC architectures based on Program Execution Traces
Published in 2025 lEEE International Conference on Cloud Computing Technology and Science (CloudCom), 2025
This paper proposes a novel matrix multiplication optimization for Huawei Ascend NPUs that offloads narrow MatMul computations from the underutilized Cube Unit to the Vector Unit using AscendC instructions. Applied to MLA inference in DeepSeek-V3, the method achieves a 20% mean performance gain in single-token processing by overlapping AIV and AIC execution.
Comparative analysis of the performance of JIT-compilation libraries for developing a RISC-V simulator using dynamic binary translation
Published in INFORMATION PROCESSES Electronic Scientific Journal ISSN: 1819-5822, 2026
Dynamic binary translation (DBT) for CPU simulation: a practical performance comparison of five JIT libraries (LLVM, Xbyak, AsmJit, GNU Lightning, MIR) using an RV32I simulator. Includes modular DBT prototyping, synthetic and algorithmic benchmarks, and integration insights. Provides actionable recommendations for selecting JIT tools for efficient DBT.
talks
JIT Libraries for CPU Simulation: Difficulties of Choice
Published:
A comparison of modern JIT frameworks in the context of developing a high-performance architecture simulator (RISC-V) with Dynamic Binary Translation (DBT).
teaching
OS & CP simulation
Undergraduate elective course, Moscow Institute of Physics and Technology, Department of Radio Engineering and Computer Technology, 1900
The course is devoted to the topic of software modeling.
During the course, students are introduced to various modeling techniques: from the simplest interpreter to a complex full-system based on a Discrete Event Simulation. In addition to the theoretical lecture part, there are also practical homework assignments in which students sequentially develop their own RISC-V simulator, which is subsequently integrated into a course project.